REMARKS

1.   Applicant submits herewith a replacement set of claims in which Claim 89 is now indicated as being canceled.

2.   With regard to the indication that Claim 72-205 have been "previously amended," and not "previously presented" as indicated by the Examiner, these claims in fact were amended in the Preliminary Amendment dated 9 October 2001. Applicant has attached a copy of this amendment for the Examiner's convenience and the Examiner should note the marked up claims provided in accordance with the Patent Office rules in effect at the time the patent was submitted. Because the amendment was submitted prior to 30 July 2003, the current requirements of 37 C.F.R. 1.121 were not in effect at that time. Nonetheless, the previously submitted Preliminary Amendment did in fact amend the claims, so that their status is correctly indicated as being "previously amended."

3.   With regard to the Examiner's comments that there were two claims numbered 103, the Examiner is asked to read these claims carefully. The Examiner will see that the claims are identical and that a second Claim 103 was introduced by error and did not cover any subject matter in any way different from the other Claim 103. Accordingly, there are only 205 Claims properly before the Examiner, not 206. If the Examiner finds it necessary to cancel one of the Claim 103s, then the Applicant consents the Examiner doing so by Examiner's Amendment. Alternatively, if the Examiner requires cancellation of one of the Claim 103s but is not willing to do so by Examiner's Amendment, then Applicant will prepare a further replacement set of claims in which one of the Claim 103s will be shown as being canceled.

Respectfully Submitted,

Julia A. Thomas
Reg. No. 52,283

Customer No. 22862

Patent

Attorney's Docket No. <u>032658-018</u>

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of)
)
Dave STUTTARD, *et al.*) Group Art Unit: Unassigned
)
Application No.: Unassigned) Examiner: Unassigned
)
Filed: 09 October 2001)
)
For: PARALLEL DATA PROCESSING)
APPARATUS)

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Prior to examination, please amend the above-identified application as follows:

IN THE SPECIFICATION:

After the Title, please add the following paragraph:

This application is a continuation of PCT International Application No.

PCT/GB00/01332, filed on 07 April 2000 and published by the International Bureau in the

English language as International Publication No. WO 00/62182 on 19 October 2000. PCT

International Application No. PCT/GB00/01332 claims priority from the following

applications filed in Great Britain on 09 April 1999: 9908199.4; 9908201.8; 9908203.4;

9908204.2; 9908205.9; 9908209.1; 9908211.7; 9908214.1; 9908219.0; 9908222.4;

9908225.7; 9908226.5; 9908227.3; 9908228.1; 9908229.9; and 9908230.7, which are

hereby incorporated by reference into the present document. International Publication No.

WO 00/62182 is hereby incorporated by reference into the present document.

IN THE CLAIMS:

Please cancel claim 89.

Please replace amended claims 3, 5, 7-8, 12-15, 18, 20-21, 23, 26-28, 30-32, 34-36, 38-40, 42, 44, 46-47, 50, 52-56, 59-60, 62, 64, 69, 71-73, 75, 78-80, 82-86, 99, 101-102, 110, 115-116, 124, 126, 132, 135, 138-139, 142-144, 147-149, 151, 155, 157-158, 160-161, 164-166, 168-169, 173-179, 184, 188, 192, 194, 196-197, 201-202 and 205 as follow:

3.   An apparatus as claimed in claim 1, wherein at least one of the processing blocks is a redundant block operable to process a group of data items in place of a faulty processing block.

5.   An apparatus as claimed in claim 1, wherein each processing block is provided with at least one redundant processing element operable to process data items in place of a faulty processing element of the block concerned.

7.   An apparatus as claimed in claim 5, comprising fault detection means operable to detect a fault occurring in a processing element and to transfer the data processing function of that processing element to a redundant processing element.

8.   An apparatus as claimed in claim 1, wherein each processing block includes a mathematical expression evaluator which is operable to evaluate a mathematical

expression for each processing element and to provide respective evaluations to the processing elements in the processing block.

12.   An apparatus as claimed in claim 1, wherein instructions and data items to be processed by the processing elements are supplied separately from one another to the processing elements.

13.   An apparatus as claimed in claim 1, wherein the data items to be processed by processing elements in a processing block are supplied by processing elements in that processing block.

14.   An apparatus as claimed in claim 1, wherein each processing element comprises a processing unit for receiving data items and instruction items, which processing unit is operable to process the data items according to received instruction items, a memory unit for storing data items received from the processing unit, and a register file arranged between the processor unit and the memory unit, which register file is operable to store data items from the processor unit and from the memory unit, for transfer to the other of those units and is operable to store data items for processing by the processor unit of the processing element.

15.   A data processing apparatus as claimed in claim 1, comprising an external memory for storing data items and instruction items; and

a controller means for controlling transfer of data and instruction items between

each processing element and the external memory,

wherein the or each processing element comprises:

a processor unit connected to receive data items and instruction items and operable

to process the said data items in accordance with the said instruction items;

a plurality of storage registers for temporarily storing data items for input to the

processor unit, at least one of the storage registers being operable to store an offset

value;

a memory unit for storing data items and address data indicating an external memory

address; and

a register file for storing data items, the register file being connected between the

processor unit and the memory unit for receiving data items from either of those

units for transfer to the other of those units, and for transferring data items with

memory external to the processing element, and for storing data items for

processing by the processor unit, and

wherein the controller is operable to retrieve an offset value from the storage

registers, to combine the offset value with a predetermined reference address to give

a calculated internal address, to retrieve external address data stored at the

calculated internal address in the internal memory, and to access the external

memory at the external address.

18. A data processing apparatus as claimed in claim 1, wherein each processing element comprises:

a processor unit for processing data items in accordance with instruction items; and

an enable register for indicating whether the element is available for processing data items,

the enable register including a plurality of indicators, each operable to indicate an enabled or disabled condition of the processing element, the processing element being available for processing of data items when all said indicator units indicate the enabled condition.

20. A data processing apparatus as claimed in claim 18, wherein the enable register is provided by a hardware register.

21. A data processing apparatus as claimed in claim 1, wherein each processing element in the array is operable to transfer data items directly with at least one neighbouring processing element, and wherein each processing block includes a processing element which is operable to transfer data items directly with a processing element in another processing block.

23. A data processing apparatus as claimed in claim 21, wherein the processing elements are provided on a single integrated circuit.

26.   A data processing apparatus as claimed in claim 24, wherein the processing

blocks are connected in a series, the last processing element of a processing block, being

operable to transfer data with the first processing element in another processing block in the

series.

27.   A data processing apparatus as claimed in claim 24, wherein the processing

blocks are connected in a series, the last processing element of a processing block, except

the last processing block in the series, being operable to transfer data with the first

processing element in the next processing block in the series.

28.   A data processing apparatus as claimed in claim 1, comprising a controller

which includes:

        means for retrieving instruction items for each of a plurality of instruction streams;

        means for combining the plurality of instruction streams into a serial instruction

stream; and,

        means for distributing the serial instruction stream to either a processing controller

which controls data processing of the array of processing elements, or a data transfer

controller which controls the transfer of data to and from the processing elements.

30.   A data processing apparatus as claimed in claim 28, comprising:

        a plurality of instruction stream processors, one for each instruction stream, for

controlling the respective instruction streams;

a semaphore controller for controlling synchronisation between instruction streams;

a status block for providing status information regarding each of the instruction streams; and

a scheduling means connected to receive status information, and operable to determine which of the instruction streams is to be active.

31.   A data processing apparatus as claimed in claim 28, wherein each instruction stream is assigned a relative priority level.

32.   A data processing apparatus as claimed in claim 1, comprising a semaphore controller which includes:

means for maintaining synchronism between the execution of the plurality of separate instruction streams.

34.   A data processing apparatus as claimed in claim 32, having means for decrementing a semaphore value.

35.   A data processing apparatus as claimed in claim 32, having means for incrementing a semaphore value.

36.   A data processing apparatus as claimed in claim 32, having means for arranging the semaphores into a plurality of groups.

38. A data processing apparatus as claimed in claim 32, having means for controlling the access of a plurality of instruction streams to a shared resource.

39. A data processing apparatus as claimed in claim 32, having means for incrementing and/or decrementing semaphore values in response to instructions issued by a processor.

40. A data processing apparatus as claimed claim 1, comprising an array controller which includes means connected to receive instructions, and routing means operable to transfer received instructions to the array of processing elements in dependence upon the instruction concerned.

42. A data processing apparatus as claimed in claim 40, wherein the routing means comprises:

a processing element instruction sequencer for handling data processing instructions which relate to processing of data by the processing elements; and

a data transfer controller for handling data transfer instructions which relate to the transfer of data items to and/or from the processing elements.

44. A data processing apparatus as claimed in claim 40, wherein each processing element further comprises a set of registers, and wherein the instruction launcher includes means for determining which registers of the processing elements are accessed by an

instruction, and means for preventing other instructions from accessing these registers

while the instruction is being performed.

46.   A data processing apparatus as claimed in claim 40, further comprising an

instruction table for assisting the instruction launcher in determining which registers are

accessed by data processing instructions.

47.   A data processing apparatus as claimed in claim 40, wherein the instruction

launcher maintains the appearance of serial execution, while also maintaining parallel

operation between the processing element instruction sequencer and the data transfer

controller.

50.   A data processing apparatus as claimed in claim 40, wherein the data transfer

controller comprises control means operable to control transfer of data to and/or from an

internal memory unit of a processing element in a SIMD (single instruction multiple data)

array of processing elements, each processing element including a processing unit and an

internal memory unit, the control means being operable such that data transfer to and/or

from the internal memory unit is performed independently of the operation of the

processing unit of the processing element concerned.

52.   A data processing apparatus as claimed in claim 50, further comprising a

mathematical expression evaluator (MEE), and wherein the data transfer controller has

means for controlling transfer of data between the internal memory unit of a processing element and the expression evaluator.

53.   A data processing apparatus as claimed in claim 50, wherein the data transfer controller has means for transferring data between the internal memory unit of one processing element and the internal memory unit of another processing element.

54.   A data processing apparatus as claimed in claim 50, wherein the data transfer controller has means for performing a memory refresh on the internal memory units of the processing elements.

55.   A data processing apparatus as claimed in claim 50, wherein the data transfer controller has means for performing transfer of data between an internal memory unit of a processing element and memory external to the processing element.

56.   A data processing apparatus as claimed in claim 1, comprising:

a local memory unit for storing data items for transfer to and from the processing elements, the data items' being stored at addresses in the memory unit; and

a segment register for each processing block, for storing segment information relating to the local memory unit, the segment information indicating the address area of the local memory unit to be accessed by the processing block concerned.

59.   A method of processing data using data processing apparatus as claimed in claim 1 and a local memory unit for storing data items at addresses in the local memory unit, the method comprising:

supplying an instruction item to the processing elements, the instruction item including address information relating to data items stored in the local memory unit;

obtaining segment information for each processing block, the segment information relating to the address area of the local memory unit to which a processing block has access;

combining the segment and address information to produce target address information; and

accessing the local memory unit on the basis of the target address information.

60.   A data processing apparatus as claimed in claim 1, wherein each processing element comprises a processor unit, a memory input/output port for transferring data items to and from a data storage unit, and a set of data registers for transferring data items to the processor unit, wherein each of the registers in the set of data registers is connected for receiving data items from the memory input/output port, and for receiving data items from an output of the processor unit, and for transferring data items to an input of the processor unit.

62.   A data processing apparatus as claimed in claim 60, comprising a data shifter connected to receive input data items from three of the said data registers, and operable to shift received data items by a predetermined number of data bits, and to transfer shifted data items to the three data registers.

64.   A data processing apparatus as claimed in claim 60, wherein the processing unit comprises an arithmetic logic unit.

69.   A method as claimed in claim 68, comprising the steps of:

determining whether an instruction stream with higher priority than the currently active stream is ready to execute; and,

if a higher priority instruction stream is ready to execute, activating the instruction stream having the higher priority.

71.   A method of controlling data read access to memory in a data processing apparatus as claimed in claim 1, the method comprising:

selecting a processing element that requires access to the memory,

retrieving a target address from the selected processing element,

transmitting the target address to the plurality of processing elements,

transmitting transaction identification information to the processing elements, which information identifies the target address access operation concerned,

storing the transaction identification information in the or each processing element

that requires access to the target address,

transmitting data obtained from the target address together with the transaction

identification information to the plurality of processing elements, and

storing the obtained data in the or each processing element in which the transaction

identification information is stored.

72.   A method of retrieving a data item from a memory unit in a data processing

apparatus as claimed in claim 1, and which includes a memory unit in which data items are

stored at addresses therein, and a plurality of processing elements which have access to the

memory unit, the method comprising:

for each processing element in the array which requires access to the memory unit,

setting an access indicator to indicate that the processing element concerned requires access

to the memory unit, and storing a target address of the memory unit to which such access is

required;

selecting one of the processing elements having the access indicator set, and

retrieving the stored target address from that selected processing element;

transmitting the retrieved target address and transaction identification information to

the processing elements in the array;

for each processing element having the access indicator set, comparing the

transmitted target address with the stored target address, and if the stored and transmitted

target addresses are equivalent, clearing the access indicator and storing the transaction

identification information;

retrieving at least one data item stored at the transmitted target address in the

memory unit;

transmitting the or each retrieved data item and associated transaction identification

information to the processing elements in the array; and

for each processing element having stored transaction identification information,

comparing the stored transaction identification information with the transmitted transaction

identification information, and if the stored transaction information is equivalent to the

transmitted transaction information, receiving the or each retrieved data item.

73.   A method of writing data items to a memory unit in a data processing

apparatus as claimed in claim 1, including the memory unit in which data items are stored

at addresses therein, and a plurality of processing elements which have access to the

memory unit, the method comprising:

for each processing element in the array which requires access to the memory unit,

setting an access indicator to indicate that the processing element concerned requires access

to the memory unit, and storing a target address of the memory unit to which such access is

required;

selecting one of the processing elements having the access indicator set, and

retrieving the stored target address from that selected processing element;

transmitting the retrieved target address and transaction identification information to all the processing elements in the array;

for each processing element having the access indicator set, comparing the transmitted target address with the stored target address, and if the stored and transmitted target addresses are equivalent, clearing the access indicator and storing the transaction identification information;

transmitting transaction identification information to the processing elements in the array;

for each processing element having stored transaction identification information, comparing the stored transaction identification information with the transmitted transaction identification information, and if the stored transaction information is equivalent to the transmitted transaction information, transmitting at least one data item to be stored in the memory unit at the target address; and

storing the or each transmitted data item at the target address in the memory unit.

75.   A method of controlling a plurality of instruction streams operating in a data processing apparatus as claimed in claim 1, the method comprising:

providing a plurality of semaphore values which serve to indicate the status of respective resources within the data processing apparatus; and

controlling operation of the instruction streams in dependence upon the semaphore values.

78. A method as claimed in claim 75, wherein a negative semaphore value indicates the number of instruction streams that have been paused by that particular semaphore value.

79. A method as claimed in claim 75, wherein each semaphore value can be incremented by an instruction stream, or by an execution unit in the SIMD array.

80. A method as claimed in claim 75, wherein the semaphores are arranged in a plurality of groups.

82. A method as claimed in claim 75, wherein a predetermined semaphore is used to control the access of a plurality of instruction streams to a shared resource.

83. A method as claimed in claim 75, wherein semaphore values may be incremented and/or decremented by a processor.

84. A data processing apparatus as claimed in claim 1, provided on a single integrated circuit.

85. A monolithic integrated circuit comprising a central processing unit and a data processing apparatus as claimed in claim 1.

86.   A graphical data processing system comprising a host general data processing apparatus and a data processing apparatus as claimed in claim 1 for processing graphical data.

99.   An apparatus as claimed in claim 97, wherein each processing block is provided with at least one redundant processing element operable to process data items in place of a faulty processing element of the block concerned.

101.   An apparatus as claimed in claim 99, wherein the processing elements of a processing block are arranged in groups having a predetermined number of processing elements therein, each such group containing at least one such redundant processing element for replacing a faulty processing element in the group.

102.   An apparatus as claimed in claim 99, comprising fault detection means operable to detect a fault occurring in a processing element and to transfer the data processing function of that processing element to a redundant processing element.

110.   A method as claimed in claim 108, wherein the processing elements are operably divided into a plurality of processing blocks, each block being operable to process data items from a predetermined group of data items.

115.   A method as claimed in claim 113, wherein accessing the external memory comprises retrieving a stored data or instruction item from the target address in external memory and transferring the retrieved data or instruction item to the processing element.

116.   A method as claimed in claim 113, wherein accessing the external memory comprises supplying data items to the external memory for storage therein at the target address.

124.   A data processing apparatus as claimed in claim 122 comprising a data shifter connected to receive input data items from three of the said data registers, and operable to shift received data items by a predetermined number of data bits, and to transfer shifted data items to the three data registers.

126.   A data processing apparatus as claimed in claim 122, wherein the processing unit comprises an arithmetic logic unit.

132.   A data processing apparatus as claimed in claim 130, wherein each memory unit is provided by a dynamic random access memory (DRAM) unit.

135.   A data processing apparatus as claimed in claim 133, wherein the processing elements are provided on a single integrated circuit.

138.   A data processing apparatus as claimed in claim 136, wherein the processing blocks are connected in a series, the last processing element of a processing block, being operable to transfer data with the first processing element in another processing block in the series.

139.   A data processing apparatus as claimed in claim 136, wherein the processing blocks are connected in a series, the last processing element of a processing block, except the last processing block in the series, being operable to transfer data with the first processing element in the next processing block in the series.

142.   A controller as claimed in claim 140, comprising:

a plurality of instruction stream processors, one for each instruction stream, for controlling the respective instruction streams;

a semaphore controller for controlling synchronisation between instruction steams;

a status block for providing status information regarding each of the instruction streams; and

a scheduling means connected to receive status information, and operable to determine which of the instruction streams is to be active.

143.   A controller as claimed in claim 140, wherein each instruction stream is assigned a relative priority level.

144.   A controller as claimed in claim 140, wherein the array of processors is a SIMD (single instruction multiple data) array.

147.   A thread manager as claimed in claim 145, comprising:

a plurality of thread processors, one for each active thread, and for controlling the respective thread;

a semaphore controller for controlling synchronisation between threads; and,

a status block for providing status information regarding each of the threads.

148.   A thread manager as claimed in claim 145, comprising scheduler means for determining which thread should be active at any particular moment in time.

149.   A thread manager as claimed in claim 145, wherein the array of processors is a SIMD (single instruction multiple data) array.

151.   A method as claimed in claim 150 comprising the steps of:

determining whether an instruction stream with higher priority than the currently active stream is ready to execute; and,

if a higher priority instruction stream is ready to execute, activating the instruction stream having the higher priority.

155.   A method as claimed in claim 153, wherein controlling operation of an instruction stream comprises:

evaluating the semaphore value for a resource; and

if the evaluated semaphore value equals a predetermined value, halting operation of the instruction stream, or

if the evaluated semaphore value is less than the predetermined value, incrementing the semaphore value and continuing operation of the instruction stream.

157.   A method as claimed in claim 153, wherein each semaphore value can be incremented by an instruction stream, or by an execution unit in the SIMD array.

158.   A method as claimed in claim 157, wherein the semaphores are arranged in a plurality of groups.

160.   A method as claimed in claim 153, wherein a predetermined semaphore is used to control the access of a plurality of instruction streams to a shared resource.

161.   A method as claimed in claim 153, wherein semaphore values may be incremented and/or decremented by a processor.

164.   A semaphore controller as claimed in claim 162, having means for decrementing a semaphore value.

165.   A semaphore controller as claimed in claim 162,, having means for incrementing a semaphore value.

166.   A semaphore controller as claimed in claim 162, having means for arranging the semaphores into a plurality of groups.

168.   A semaphore controller as claimed in claim 162, having means for controlling the access of a plurality of instruction streams to a shared resource.

169.   A semaphore controller as claimed in claim 162, having means for incrementing and/or decrementing semaphore values in response to instructions issued by an EPU.

173.   A data processing apparatus as claimed in claim 171, wherein the array of processing elements is a SIMD (single instruction multiple data) array.

174.   A data processing apparatus as claimed in claim 171, wherein the processing elements are operably divided into a plurality of processing blocks, the processing blocks being operable to process respective groups of data items.

175.   A data processing apparatus as claimed in claim 171, wherein each processing element includes a register file for storing data items for transfer between the

processor unit and the internal memory unit and for processing by the processor unit, and wherein the data transfer controller further comprises means for controlling transfer of data items between the internal memory unit and the register file of a processing element.

176. A data processing apparatus as claimed in claim 172, further comprising a mathematical expression evaluator (MEE), and wherein the data transfer controller has means for controlling transfer of data between the internal memory unit of a processing element and the expression evaluator.

177. A data processing apparatus as claimed in claim 172, wherein the data transfer controller has means for transferring data between the internal memory unit of one processing element and the internal memory unit of another processing element.

178. A data processing apparatus as claimed in claim 172, wherein the data transfer controller has means for performing a memory refresh on the internal memory units of the processing elements.

179. A data processing apparatus as claimed in claim 172, wherein the data transfer controller has means for performing transfer of data between an internal memory unit of a processing element and memory external to the processing element.

184.   A data processing apparatus as claimed in claim 182, wherein the processing elements are operably divided into a plurality of processing blocks for processing respective groups of data items.

188.   A controller as claimed in claim 185, wherein the routing means comprises:

a processing element instruction sequencer for handling data processing instructions which relate to processing of data by the processing elements; and

a data transfer controller for handling data transfer instructions which relate to the transfer of data items to and/or from the processing elements.

192.   A data processing apparatus as claimed in claim 190, wherein the routing means comprises:

a processing element instruction sequencer for handling data processing instructions which relate to processing of data by the processing elements; and

a data transfer controller for handling data transfer instructions which relate to the transfer of data items to and/or from the processing elements.

194.   A data processing apparatus as claimed in claim 190, wherein each processing element further comprises a set of registers, and wherein the instruction launcher includes means for determining which registers of the processing elements are accessed by an instruction, and means for preventing other instructions from accessing these registers while the instruction is being performed.

196.   A data processing apparatus as claimed in claim 190, further comprising an instruction table for assisting the instruction launcher in determining which registers are accessed by data processing instructions.

197.   A data processing apparatus as claimed in claim 190, wherein the instruction launcher maintains the appearance of serial execution, while also maintaining parallel operation between the processing element instruction sequencer and the data transfer controller.

201.   A method as claimed in claim 200, wherein the required data is returned in the order in which the transaction identification information is produced.

202.   A method as claimed in claim 200, wherein the required data is returned in the order in which it is retrieved from the memory.

205.   A data processing apparatus comprising a SIMD (single instruction multiple data) array of processing elements, data storage means for storing data items for access by the processing elements, and control means for controlling access to the storage means in accordance with a method as claimed in claim 204.

<u>REMARKS</u>

Claims 1-88 and 90-205 are pending in the application. By this Amendment, the specification is amended, claim 89 is canceled and claims 3, 5, 7-8, 12-15, 18, 20-21, 23, 26-28, 30-32, 34-36, 38-40, 42, 44, 46-47, 50, 52-56, 59-60, 62, 64, 69, 71-73, 75, 78-80, 82-86, 99, 101-102, 110, 115-116, 124, 126, 132, 135, 138-139, 142-144, 147-149, 151, 155, 157-158, 160-161, 164-166, 168-169, 173-179, 184, 188, 192, 194, 196-197, 201-202 and 205 are amended.

The claims are variously amended to correct typographical errors and reduce claims fees.

Respectfully submitted,

BURNS, DOANE, SWECKER & MATHIS, L.L.P.

By: _____

M. David Ream
Registration No. 35,333

P.O. Box 1404
Alexandria, Virginia 22313-1404
(703) 836-6620

Date: 09 October 2001

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

3.   An apparatus as claimed in claim 1 [or 2], wherein at least one of the processing blocks is a redundant block operable to process a group of data items in place of a faulty processing block.

5.   An apparatus as claimed in [any one of the preceding claims,] <u>claim 1,</u> wherein each processing block is provided with at least one redundant processing element operable to process data items in place of a faulty processing element of the block concerned.

7.   An apparatus as claimed in claim 5 [or 6], comprising fault detection means operable to detect a fault occurring in a processing element and to transfer the data processing function of that processing element to a redundant processing element.

8.   An apparatus as claimed in [any one of the preceding claims,] <u>claim 1,</u> wherein each processing block includes a mathematical expression evaluator which is operable <u>to</u> evaluate a mathematical expression for each processing element and to provide respective evaluations to the processing elements in the processing block.

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

12.   An apparatus as claimed in [any one of the preceding claims,] <u>claim 1,</u>

wherein instructions and data items to be processed by the processing elements are supplied

separately from one another to the processing elements.

13.   An apparatus as claimed in [any one of the preceding claims,] <u>claim 1,</u>

wherein the data items to be processed by processing elements in a processing block are

supplied by processing elements in that processing block.

14.   An apparatus as claimed in [any one of the preceding claims,] <u>claim 1,</u>

wherein each processing element comprises a processing unit for receiving data items and

instruction items, which processing unit is operable to process the data items according to

received instruction items, a memory unit for storing data items received from the

processing unit, and a register file arranged between the processor unit and the memory

unit, which register file is operable to store data items from the processor unit and from the

memory unit, for transfer to the other of those units and is operable to store data items for

processing by the processor unit of the processing element.

15.   A data processing apparatus as claimed in [any one of the preceding claims]

<u>claim 1,</u> comprising an external memory for storing data items and instruction items; and

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

a controller means for controlling transfer of data and instruction items between

each processing element and the external memory,

wherein the or each processing element comprises:

a processor unit connected to receive data items and instruction items and operable

to process the said data items in accordance with the said instruction items;

a plurality of storage registers for temporarily storing data items for input to the

processor unit, at least one of the storage registers being operable to store an offset

value;

a memory unit for storing data items and address data indicating an external memory

address; and

a register file for storing data items, the register file being connected between the

processor unit and the memory unit for receiving data items from either of those

units for transfer to the other of those units, and for transferring data items with

memory external to the processing element, and for storing data items for

processing by the processor unit, and

wherein the controller is operable to retrieve an offset value from the storage

registers, to combine the offset value with a predetermined reference address to give

a calculated internal address, to retrieve external address data stored at the

calculated internal address in the internal memory, and to access the external

memory at the external address.

<u>**Attachment to Preliminary Amendment dated 09 October 2001**</u>

Marked-up Claims

18.   A data processing apparatus as claimed in [any one of the preceding claims,] <u>claim 1,</u> wherein each processing element comprises:

a processor unit for processing data items in accordance with instruction items; and

an enable register for indicating whether the element is available for processing data items,

the enable register including a plurality of indicators, each operable to indicate an enabled or disabled condition of the processing element, the processing element being available for processing of data items when all said indicator units indicate the enabled condition.

20.   A data processing apparatus as claimed in claim 18 [or 19], wherein the enable register is provided by a hardware register.

21.   A data processing apparatus as claimed in [any one of the preceding claims,] <u>claim 1,</u> wherein each processing element in the array is operable to transfer data items directly with at least one neighbouring processing element, and wherein each processing block includes a processing element which is operable to transfer data items directly with a processing element in another processing block.

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

23.   A data processing apparatus as claimed in claim 21 [or 22], wherein the processing elements are provided on a single integrated circuit.

26.   A data processing apparatus as claimed in claim 24 [or 25], wherein the processing blocks are connected in a series, the last processing element of a processing block, being operable to transfer data with the first processing element in another processing block in the series.

27.   A data processing apparatus as claimed in claim 24 [or 25], wherein the processing blocks are connected in a series, the last processing element of a processing block, except the last processing block in the series, being operable to transfer data with the first processing element in the next processing block in the series.

28.   A data processing apparatus as claimed in [any one of the preceding claims,] <u>claim 1,</u> comprising a controller which includes:

means for retrieving instruction items for each of a plurality of instruction streams;

means for combining the plurality of instruction streams into a serial instruction stream; and,

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

means for distributing the serial instruction stream to either a processing controller

which controls data processing of the array of processing elements, or a data transfer

controller which controls the transfer of data to and from the processing elements.

30.   A data processing apparatus as claimed in claim 28 [or 29], comprising:

a plurality of instruction stream processors, one for each instruction stream, for

controlling the respective instruction streams;

a semaphore controller for controlling synchronisation between instruction [steams;]

<u>streams;</u> a status block for providing status information regarding each of the instruction

streams; and

a scheduling means connected to receive status information, and operable to

determine which of the instruction streams is to be active.

31.   A data processing apparatus as claimed in claim 28[, 29 or 30], wherein each

instruction stream is assigned a relative priority level.

32.   A data processing apparatus as claimed in [any one of the preceding claims,]

<u>claim 1,</u> comprising a semaphore controller which includes:

means for maintaining synchronism between the execution of the plurality of

separate instruction streams.

Attachment to Preliminary Amendment dated 09 October 2001

Marked-up Claims

34.   A data processing apparatus as claimed in claim 32 [or 33], having means for decrementing a semaphore value.

35.   A data processing apparatus as claimed in [any one of claims 32 to 34,] claim 32, having means for incrementing a semaphore value.

36.   A data processing apparatus as claimed in [any one of claims 32 to 35,] claim 32, having means for arranging the semaphores into a plurality of groups.

38.   A data processing apparatus as claimed in [any one of claims 32 to 37,] claim 32, having means for controlling the access of a plurality of instruction streams to a shared resource.

39.   A data processing apparatus as claimed in [any one of claims 32 to 38,] claim 32, having means for incrementing and/or decrementing semaphore values in response to instructions issued by a processor.

40.   A data processing apparatus as claimed [in any one of the preceding claims,] claim 1, comprising an array controller which includes means connected to receive

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

instructions, and routing means operable to transfer received instructions to the array of processing elements in dependence upon the instruction concerned.

42.   A data processing apparatus as claimed in claim 40 [or 41], wherein the routing means comprises:

a processing element instruction sequencer for handling data processing instructions which relate to processing of data by the processing elements; and

a data transfer controller for handling data transfer instructions which relate to the transfer of data items to and/or from the processing elements.

44.   A data processing apparatus as claimed in claim 40[, 41, 42 or 43], wherein each processing element further comprises a set of registers, and wherein the instruction launcher includes means for determining which registers of the processing elements are accessed by an instruction, and means for preventing other instructions from accessing these registers while the instruction is being performed.

46.   A data processing apparatus as claimed in [any one of claims 40 to 45,] claim 40, further comprising an instruction table for assisting the instruction launcher in determining which registers are accessed by data processing instructions.

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

47.   A data processing apparatus as claimed in [any one of claims 40 to 46,] <u>claim 40,</u> wherein the instruction launcher maintains the appearance of serial execution, while also maintaining parallel operation between the processing element instruction sequencer and the data transfer controller.

50.   A data processing apparatus as claimed in [any one of claims 40 to 49,] <u>claim 40,</u> wherein the data transfer controller comprises control means operable to control transfer of data to and/or from an internal memory unit of a processing element in a SIMD (single instruction multiple data) array of processing elements, each processing element including a processing unit and an internal memory unit, the control means being operable such that data transfer to and/or from the internal memory unit is performed independently of the operation of the processing unit of the processing element concerned.

52.   A data processing apparatus as claimed in claim 50 [or 51], further comprising a mathematical expression evaluator (MEE), and wherein the data transfer controller has means for controlling transfer of data between the internal memory unit of a processing element and the expression evaluator.

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

53.   A data processing apparatus as claimed in claim 50[, 51, or 52], wherein the data transfer controller has means for transferring data between the internal memory unit of one processing element and the internal memory unit of another processing element.

54.   A data processing apparatus as claimed in [any one of claims 50 to 53,] <u>claim 50,</u> wherein the data transfer controller has means for performing a memory refresh on the internal memory units of the processing elements.

55.   A data processing apparatus as claimed in [any one of claims 50 to 55,] <u>claim 50,</u> wherein the data transfer controller has means for performing transfer of data between an internal memory unit of a processing element and memory external to the processing element.

56.   A data processing apparatus as claimed in [any one of the preceding claims,] <u>claim 1,</u> comprising:

a local memory unit for storing data items for transfer to and from the processing elements, the data items' being stored at addresses in the memory unit; and

a segment register for each processing block, for storing segment information relating to the local memory unit, the segment information indicating the address area of the local memory unit to be accessed by the processing block concerned.

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

59.   A method of processing data using data processing apparatus as claimed in [any one of the preceding claims] <u>claim 1</u> and a local memory unit for storing data items at addresses in the local memory unit, the method comprising:

supplying an instruction item to the processing elements, the instruction item including address information relating to data items stored in the local memory unit;

obtaining segment information for each processing block, the segment information relating to the address area of the local memory unit to which a processing block has access;

combining the segment and address information to produce target address information; and

accessing the local memory unit on the basis of the target address information.

60.   A data processing apparatus as claimed in [any one of the preceding claims,] <u>claim 1,</u> wherein each processing element comprises a processor unit, a memory input/output port for transferring data items to and from a data storage unit, and a set of data registers for transferring data items to the processor unit, wherein each of the registers in the set of data registers is connected for receiving data items from the memory input/output port, and for receiving data items from an output of the processor unit, and for transferring data items to an input of the processor unit.

<u>**Attachment to Preliminary Amendment dated 09 October 2001**</u>

Marked-up Claims

62.   A data processing apparatus as claimed in claim 60 [or 61], comprising a data shifter connected to receive input data items from three of the said data registers, and operable to shift received data items by a predetermined number of data bits, and to transfer shifted data items to the three data registers.

64.   A data processing apparatus as claimed in claim 60, [61, 62 or 63,] wherein the processing unit comprises an arithmetic logic unit.

69.   A method as claimed in claim 68, comprising the steps of:

determining whether an instruction stream with higher priority [that] <u>than</u> the currently active stream is ready to execute; and,

if a higher priority instruction stream is ready to execute, activating the instruction stream having the higher priority.

71.   A method of controlling data read access to memory in a data processing apparatus as claimed in [any one of claims 1 to 67,] <u>claim 1,</u> the method comprising:

selecting a processing element that requires access to the memory,

retrieving a target address from the selected processing element,

transmitting the target address to the plurality of processing elements,

transmitting transaction identification information to the processing elements, which

information identifies the target address access operation concerned,

storing the transaction identification information in the or each processing element

that requires access to the target address,

transmitting data obtained from the target address together with the transaction

identification information to the plurality of processing elements, and

storing the obtained data in the or each processing element in which the transaction

identification information is stored.

72.   A method of retrieving a data item from a memory unit in a data processing

apparatus as claimed in [any one of claims 1 to 67,] claim 1, and which includes a memory

unit in which data items are stored at addresses therein, and a plurality of processing

elements which have access to the memory unit, the method comprising:

for each processing element in the array which requires access to the memory unit,

setting an access indicator to indicate that the processing element concerned requires access

to the memory unit, and storing a target address of the memory unit to which such access is

required;

selecting one of the processing elements having the access indicator set, and

retrieving the stored target address from that selected processing element;

Attachment to Preliminary Amendment dated 09 October 2001

Marked-up Claims

transmitting the retrieved target address and transaction identification information to

the processing elements in the array;

for each processing element having the access indicator set, comparing the

transmitted target address with the stored target address, and if the stored and transmitted

target addresses are equivalent, clearing the access indicator and storing the transaction

identification information;

retrieving at least one data item stored at the transmitted target address in the

memory unit;

transmitting the or each retrieved data item and associated transaction identification

information to the processing elements in the array; and

for each processing element having stored transaction identification information,

comparing the stored transaction identification information with the transmitted transaction

identification information, and if the stored transaction information is equivalent to the

transmitted transaction information, receiving the or each retrieved data item.

73.   A method of writing data items to a memory unit in a data processing

apparatus as claimed in [any one of claims 1 to 67] <u>claim 1,</u> including the memory unit in

which data items are stored at addresses therein, and a plurality of processing elements

which have access to the memory unit, the method comprising:

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

for each processing element in the array which requires access to the memory unit, setting an access indicator to indicate that the processing element concerned requires access to the memory unit, and storing a target address of the memory unit to which such access is required;

selecting one of the processing elements having the access indicator set, and retrieving the stored target address from that selected processing element;

transmitting the retrieved target address and transaction identification information to all the processing elements in the array;

for each processing element having the access indicator set, comparing the transmitted target address with the stored target address, and if the stored and transmitted target addresses are equivalent, clearing the access indicator and storing the transaction identification information;

transmitting transaction identification information to the processing elements in the array;

for each processing element having stored transaction identification information, comparing the stored transaction identification information with the transmitted transaction identification information, and if the stored transaction information is equivalent to the transmitted transaction information, transmitting at least one data item to be stored in the memory unit at the target address; and

storing the or each transmitted data item at the target address in the memory unit.

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

75.   A method of controlling a plurality of instruction streams operating in a data processing apparatus as claimed in [any one of claims 1 to 67,] <u>claim 1,</u> the method comprising:

providing a plurality of semaphore values which serve to indicate the status of respective resources within the data processing apparatus; and

controlling operation of the instruction streams in dependence upon the semaphore values.

78.   A method as claimed in claim 75, [76 or 77,] wherein a negative semaphore value indicates the number of instruction streams that have been paused by that particular semaphore value.

79.   A method as claimed in [any one of claims 75 to 78,] <u>claim 75,</u> wherein each semaphore value can be incremented by an instruction stream, or by an execution unit in the SIMD array.

80.   A method as claimed in [any one of claims 75 to 78,] <u>claim 75,</u> wherein the semaphores are arranged in a plurality of groups.

Attachment to Preliminary Amendment dated 09 October 2001

Marked-up Claims

82.   A method as claimed in [any one of claims 75 to 81,] claim 75, wherein a

predetermined semaphore is used to control the access of a plurality of instruction streams

to a shared resource.

83.   A method as claimed in [any one of claims 75 to 82,] claim 75, wherein

semaphore values may be incremented and/or decremented by a processor.

84.   A data processing apparatus as claimed in [any one of claims 1 to 67,] claim

1, provided on a single integrated circuit.

85.   A monolithic integrated circuit comprising a central processing unit and a

data processing apparatus as claimed in [any one of claims 1 to 67] claim 1.

86.   A graphical data processing system comprising a host general data

processing apparatus and a data processing apparatus as claimed in [any one of claims 1 to

67] claim 1 for processing graphical data.

99.   An apparatus as claimed in claim 97 [or 98], wherein each processing block

is provided with at least one redundant processing element operable to process data items in

place of a faulty processing element of the block concerned.

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

101.   An apparatus as claimed in claim 99 [or 100], wherein the processing

elements of a processing block are arranged in groups having a predetermined number of

processing elements therein, each such group containing at least one such redundant

processing element for replacing a faulty processing element in the group.

102.   An apparatus as claimed in claim 99, [100 or 101,] comprising fault

detection means operable to detect a fault occurring in a processing element and to transfer

the data processing function of that processing element to a redundant processing element.

110.   A method as claimed in claim 108 [or 109], wherein the processing elements

are operably divided into a plurality of processing blocks, each block being operable to

process data items from a predetermined group of data items.

115.   A method as claimed in claim 113 [or 114], wherein accessing the external

memory comprises retrieving a stored data or instruction item from the target address in

external memory and transferring the retrieved data or instruction item to the processing

element.

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

116.   A method as claimed in claim 113, [114 or 115,] wherein accessing the external memory comprises supplying data items to the external memory for storage therein at the target address.

124.   A data processing apparatus as claimed in claim 122 [or 123] comprising a data shifter connected to receive input data items from three of the said data registers, and operable to shift received data items by a predetermined number of data bits, and to transfer shifted data items to the three data registers.

126.   A data processing apparatus as claimed in [any one of claims 122 to 125,] <u>claim 122,</u> wherein the processing unit comprises an arithmetic logic unit.

132.   A data processing apparatus as claimed in claim 130 [or 131], wherein each memory unit is provided by a dynamic random access memory (DRAM) unit.

135.   A data processing apparatus as claimed in claim 133 [or 134], wherein the processing elements are provided on a single integrated circuit.

138.   A data processing apparatus as claimed in claim 136 [or 137], wherein the processing blocks are connected in a series, the last processing element of a processing

<u>**Attachment to Preliminary Amendment dated 09 October 2001**</u>

Marked-up Claims

block, being operable to transfer data with the first processing element in another

processing block in the series.

139.   A data processing apparatus as claimed in claim 136 [or 137], wherein the

processing blocks are connected in a series, the last processing element of a processing

block, except the last processing block in the series, being operable to transfer data with the

first processing element in the next processing block in the series.

142.   A controller as claimed in claim 140 [or 141], comprising:

a plurality of instruction stream processors, one for each instruction stream, for

controlling the respective instruction streams;

a semaphore controller for controlling synchronisation between instruction steams;

a status block for providing status information regarding each of the instruction

streams; and

a scheduling means connected to receive status information, and operable to

determine which of the instruction streams is to be active.

143.   A controller as claimed in [any one of claims 140 to 142,] <u>claim 140,</u>

wherein each instruction stream is assigned a relative priority level.

Attachment to Preliminary Amendment dated 09 October 2001

Marked-up Claims

144. A controller as claimed in [any one of claims 140 to 143,] claim 140, wherein the array of processors is a SIMD (single instruction multiple data) array.

147. A thread manager as claimed in [claims 145 or 146,] claim 145, comprising:

a plurality of thread processors, one for each active thread, and for controlling the respective thread;

a semaphore controller for controlling synchronisation between threads; and,

a status block for providing status information regarding each of the threads.

148. A thread manager as claimed in [any one of claims 145 to 147,] claim 145, comprising scheduler means for determining which thread should be active at any particular moment in time.

149. A thread manager as claimed in [any one of claims 145 to 148,] claim 145, wherein the array of processors is a SIMD (single instruction multiple data) array.

151. A method as claimed in claim 150 comprising the steps of:

determining whether an instruction stream with higher priority [that] than the currently active stream is ready to execute; and,

Attachment to Preliminary Amendment dated 09 October 2001

Marked-up Claims

if a higher priority instruction stream is ready to execute, activating the instruction

stream having the higher priority.

155.   A method as claimed in claim 153 [or 154], wherein controlling operation of

[and] an instruction stream comprises:

evaluating the semaphore value for a resource; and

if the evaluated semaphore value equals a predetermined value, halting operation of

the instruction stream, or

if the evaluated semaphore value is less than the predetermined value, incrementing

the semaphore value and continuing operation of the instruction stream.

157.   A method as claimed in [any one of claims 153 to 156,] claim 153, wherein

each semaphore value can be incremented by an instruction stream, or by an execution unit

in the SIMD array.

158.   A method as claimed in [any one of claims 153 to 157,] claim 157, wherein

the semaphores are arranged in a plurality of groups.

Attachment to Preliminary Amendment dated 09 October 2001

Marked-up Claims

160.   A method as claimed in [any one of claims 153 to 159,] claim 153, wherein a predetermined semaphore is used to control the access of a plurality of instruction streams to a shared resource.

161.   A method as claimed in [any one of claims 153 to 160,] claim 153, wherein semaphore values may be incremented and/or decremented by a processor.

164.   A semaphore controller as claimed in claim 162 [or 163], having means for decrementing a semaphore value.

165.   A semaphore controller as claimed in [any one of claims 162 to 164] claim 162., having means for incrementing a semaphore value.

166.   A semaphore controller as claimed in [any one of claims 162 to 165,] claim 162, having means for arranging the semaphores into a plurality of groups.

168.   A semaphore controller as claimed in [any one of claims 162 to 167,] claim 162, having means for controlling the access of a plurality of instruction streams to a shared resource.

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

169.   A semaphore controller as claimed in [any one of claims 162 to 168,] <u>claim</u>
<u>162,</u> having means for incrementing and/or decrementing semaphore values in response to
instructions issued by an EPU.

173.   A data processing apparatus as claimed in claim 171 [or 172], wherein the
array of processing elements is a SIMD (single instruction multiple data) array.

174.   A data processing apparatus as claimed in claim 171, [172 or 173,] wherein
the processing elements are operably divided into a plurality of processing blocks, the
processing blocks being operable to process respective groups of data items.

175.   A data processing apparatus as claimed in [any one of claims 171 to 174,]
<u>claim 171,</u> wherein each processing element includes a register file for storing data items
for transfer between the processor unit and the internal memory unit and for processing by
the processor unit, and wherein the data transfer controller further comprises means for
controlling transfer of data items between the internal memory unit and the register file of a
processing element.

176.   A data processing apparatus as claimed in claim 172, [173, 174 or 175,]
further comprising a mathematical expression evaluator (MEE), and wherein the data

Marked-up Claims

transfer controller has means for controlling transfer of data between the internal memory

unit of a processing element and the expression evaluator.

177.   A data processing apparatus as claimed in [any one of claims 172 to 176,]

claim 172, wherein the data transfer controller has means for transferring data between the

internal memory unit of one processing element and the internal memory unit of another

processing element.

178.   A data processing apparatus as claimed in [any one of claims 172 to 177,]

claim 172, wherein the data transfer controller has means for performing a memory refresh

on the internal memory units of the processing elements.

179.   A data processing apparatus as claimed in [any one of claims 172 to 178,]

claim 172, wherein the data transfer controller has means for performing transfer of data

between an internal memory unit of a processing element and memory external to the

processing element.

184.   A data processing apparatus as claimed in claim 182 [or 183], wherein the

processing elements are operably divided into a plurality of processing blocks for

processing respective groups of data items.

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

188.   A controller as claimed in claim 185 [or 186], wherein the routing means comprises:

a processing element instruction sequencer for handling data processing instructions which relate to processing of data by the processing elements; and

a data transfer controller for handling data transfer instructions which relate to the transfer of data items to and/or from the processing elements.

192.   A data processing apparatus as claimed in claim 190 [or 191], wherein the routing means comprises:

a processing element instruction sequencer for handling data processing instructions which relate to processing of data by the processing elements; and

a data transfer controller for handling data transfer instructions which relate to the transfer of data items to and/or from the processing elements.

194.   A data processing apparatus as claimed in [any one of claims 190 to 193,] <u>claim 190,</u> wherein each processing element further comprises a set of registers, and wherein the instruction launcher includes means for determining which registers of the processing elements are accessed by an instruction, and means for preventing other instructions from accessing these registers while the instruction is being performed.

<u>Attachment to Preliminary Amendment dated 09 October 2001</u>

Marked-up Claims

196.   A data processing apparatus as claimed in [any one of claims 190 to 194,] <u>claim 190,</u> further comprising an instruction table for assisting the instruction launcher in determining which registers are accessed by data processing instructions.

197.   A data processing apparatus as claimed in [any one of claims 190 to 196,] <u>claim 190,</u> wherein the instruction launcher maintains the appearance of serial execution, while also maintaining parallel operation between the processing element instruction sequencer and the data transfer controller.

201.   A method as claimed in claim [199 or] 200, wherein the required data is returned in the order in which the transaction identification information is produced.

202.   A method as claimed in claim [199 or] 200, wherein the required data is returned in the order in which it is retrieved from the memory.

205.   A data processing apparatus comprising a SIMD (single instruction multiple data) array of processing elements, data storage means for storing data items for access by the processing elements, and control means for controlling access to the storage means in accordance with a method as claimed in [any one of claims 199 to] <u>claim</u> 204.